Various branch instructions

beq \$6, \$8, there (branch if equal)
bne \$6, \$8, here (branch if not equal)
j label {unconditional branch to label}
jr \$6 {branch to the address stored in \$6}
Which format do these instruction use?

Instructions for comparison

slt \$1, \$2, \$3 (set less than)

If r2 < r3 then r1:=1 else \$r1:=0

There is a pseudo-instruction blt \$s0 , \$s1 , label The		
assembler translates this to the following:		
slt \$t0, \$s0, \$s1	# if \$s0 < \$s1 then \$t0 =1 else \$t0 = 0	
bne \$t0, \$zero, label	# if \$t0 ≠ 0 then goto label	

Compiling a switch statement

```
switch (k) {
    case 0: f = i + j; break;
    case 1: f = g + h; break;
    case 2: f = g - h; break;
    case 3: f = i - j; break;
}
```


```
Assume, $s0-$s5 contain f, g, h, i, j, k. Let $t2 contain 4.
```

{Check if k is within the range 0-3}

slt \$t3, \$s5, \$zero	# if k < 0 then \$t3 = 1 else \$t3=0
bne \$t3, \$zero, Exit	# if k<0 then Exit
slt \$t3, \$s5, \$t2	# if k<4 then \$t3 = 1 else \$t3=0
beq \$t3, \$zero, Exit	# if $k \ge 4$ the Exit

Exit:

What next? Jump to the right case!



Here is the remainder of the program;

- add \$t1, \$s5, \$s5 #t1 = 2*k add \$t1, \$t1, \$t1 #t1 = 4*k add \$t1, \$t1, \$t4 #t1 = base address + 4*k lw \$t0, 0(\$t1)
 - # load the address pointed to

jump to addr pointed by t0

by t1 into register t0

<mark>jr \$t0</mark>

- LO: add \$s0, \$s3, \$s4 J Exit
- L1: add \$\$0, \$\$1, \$\$2 #f = g+h J Exit
- L2: sub \$s0, \$s1, \$s2 # f = g-h J Exit
- L3: sub \$s0, \$s3, \$s4 # f = i - j
- Exit: <next instruction>

#f=i+j

The instruction formats for jump and branch


J 10000 is represented as

2	2500	
6-bits	26 bits	


This is the **J-type format** of MIPS instructions.

[Actually, the target address is the concatenation of the 4 MSB's of the PC with the 28-bit offset.]

Conditional branch is represented using I-type format:



Current PC + (4 * offset) determines the branch target Label This is called PC-relative addressing.



Revisiting machine language of MIPS

Addressing Modes

What are the different ways to access an operand?

• Register addressing

Operand is in register add \$s1, \$s2, \$s3 means $$s1 \leftarrow $s2 + $s3$

• Base addressing

Operand is in memory. The address is the sum of a register and a constant. Iw \$s1, 32(\$s3) means $$s1 \leftarrow M[s3 + 32]$

As special cases, you can implement

Direct addressing	\$s1 ← M[32]		
Indirect addressing	\$s1 ← M[s3]		
Which helps implement pointers			

• Immediate addressing

The operand is a constant.

How can you execute $\$s1 \leftarrow 7?$

addi \$\$1, \$zero, 7 means \$\$1 \leftarrow 0 + 7 (add immediate, uses the I-type format)

• PC-relative addressing

The operand address = PC + an offset Implements position-independent codes. A small offset is adequate for short loops.

• Pseudo-direct addressing

Used in the J format. The target address is the concatenation of the 4 MSB's of the PC with the 28-bit offset. This is a minor variation of the PC-relative addressing format.