Pipelined MIPS

While a typical instruction takes 3-4 cycles (i.e. 3-4 CPI), a pipelined processor targets 1 CPI (and gets close to it).

Break datapath into 5 stages

- □ Each stage has its own functional units.
- □ Each stage can execute in 2ns

Just like the multi-cycle implementation



It shows the rough division of responsibilities.

The buffers between stages are not shown.

Pipelining Loads

		Clock cycle								
		1	2	3	4	5	6	7	8	9
lw	\$t0, 4(\$sp)	IF	ID	EX	MEM	WB				
lw	\$t1, 8(\$sp)		IF	ID	EX	MEM	WB			
w	\$t2, 12(\$sp)			IF	ID	EX	MEM	WB		
lw	\$t3, 16(\$sp)				IF	ID	EX	MEM	WB	
lw	\$t4, 20(\$sp)					IF	ID	EX	MEM	WB

□ A pipeline diagram shows the execution of a series of instructions.

- The instruction sequence is shown vertically, from top to bottom.
- Clock cycles are shown horizontally, from left to right.
- Each instruction is divided into its component stages. (We show five stages for every instruction, which will make the control unit easier.)

□ This clearly indicates the overlapping of instructions. For example, there are three instructions active in the third cycle above.

- The "lw \$t0" instruction is in its Execute stage.
- Simultaneously, the "lw \$t1" is in its Instruction Decode stage.
- Also, the "lw \$t2" instruction is just being fetched.

Problem 1. How can the same adder perform IF and EX in cycle

3? We need an extra adder! Gradually we need to modify the data

path for the multi-cycle implementation.

Problem 2. How can we read instruction memory and data

memory in the same clock cycle? We had to return to Harvard architecture!

<u>Uniformity is simplicity</u>

□ Enforce uniformity

- Make all instructions take 5 cycles.
- Make them have the same stages, in the same order
 - · Some stages will do nothing for some instructions



Stores and Branches have NOP stages, too...

store	IF	ID	EX	MEM	NOP
branch	IF	ID	EX	NOP	NOP

<u>Speedup</u>

The steady state throughput is determined by the time t needed by one stage.

The length of the pipeline determines the pipeline filling time

If there are k stages, and each stage takes t time units, then the time needed to execute N instructions is

k.t + (N-1).t

Estimate the speedup when N=5000 *and* k=5

Hazards in a pipeline

Hazards refer to conflicts in the execution of a pipeline. On example is the need for the same resource (like the same adder) in two concurrent actions. This is called structural hazard. To avoid it, we have to replicate resources. Here is another example:

 Iw \$s1, 4(\$sp)
 IF
 ID
 EX
 MEM
 WB

 add \$s0, \$s1, \$s2
 IF
 ID
 EX
 MEM
 WB

Notice the second instruction tries to read \$s1 before the first instruction complete the load! This is known as data hazard.

<u>Avoiding data hazards</u>

One solution is in insert **bubbles** (means delaying certain operation in the pipeline)

lw \$s1, 4(\$sp)	IF	ID	EX MEM	WB	
add \$s0, \$s1, \$s2		IF	nop nop	nop	ID

Another solution may require some modification in the datapath, which will raise the hardware cost

Hazards slow down the instruction execution speed.

Control hazard



There is no guarantee! The next instruction has to wait until the predicate (\$s1=0) is resolved. Look at the tasks performed in the five steps – the predicate is evaluated in the EX step. Until then, the control unit will insert **nop (also called bubbles)** in the pipeline.

The Five Cycles of MIPS

(Instruction Fetch)

IR:= Memory[PC]; PC:= PC+4

(Instruction decode and Register fetch)

A:= Reg[IR[25:21]], B:=Reg[IR[20:16]]

ALUout := PC + sign-extend(IR[15:0]]

(Execute|Memory address|Branch completion)
Memory refer: ALUout:= A+ IR[15:0]
R-type (ALU): ALUout:= A op B
Branch: if A=B then PC:= ALUout

(Memory access | R-type completion)

- LW: MDR:= Memory[ALUout]
- SW: Memory[ALUout]:= B

R-type: Reg[IR[15:11]]:= ALUout

(Write back)

LW: Reg[[20:16]]:= MDR



An alternative approach to deal with this is for the compiler (or the assembler) to insert NOP instructions, or reorder the instructions.