

Fast Carry Propagation

During addition, the carry can trigger a "ripple" from the LSB to the MSB. This slows down the speed of addition.

$\begin{array}{r} 01111111111111111111 \\ + \\ 000000000000000001 \end{array}$
--

How to overcome this? Consider the following:

$$\begin{aligned} c_1 &= a_0.b_0 + a_0.c_0 + b_0.c_0 \\ &= a_0.b_0 + (a_0 + b_0).c_0 \\ &= g_0 + p_0.c_0 \text{ (where } g_0 = a_0.b_0, p_0 = a_0 + b_0) \end{aligned}$$

$$\begin{aligned} c_2 &= a_1.b_1 + (a_1 + b_1).c_1 \\ &= g_1 + p_1.(g_0 + p_0.c_0) \\ &= g_1 + p_1.g_0 + p_1.p_0.c_0 \end{aligned}$$

$$c_4 = g_3 + p_3.g_2 + p_3.p_2.g_1 + p_3.p_2.p_1.g_0 + p_3.p_2.p_1.p_0.c_0$$

$c_{32} = ?$

It will be complex. But you can use a two-level circuit to generate c_4 . This will expedite addition. But it is impractical due to the complexity.

Practical circuits use a two-phase approach. See the example of the 16-bit adder, designed from four 4-bit adders in p.246. Let

$$G_0 = g_3 + p_3.g_2 + p_3.p_2.g_1 + p_3.p_2.p_1.g_0$$

$$G_1 = g_7 + p_7.g_6 + p_7.p_6.g_5 + p_7.p_6.p_5.g_4$$

$$G_2 = g_{11} + p_{11}.g_{10} + p_{11}.p_{10}.g_9 + p_{11}.p_{10}.p_9.g_8$$

$$G_3 = g_{15} + p_{15}.g_{14} + p_{15}.p_{14}.g_{13} + p_{15}.p_{14}.p_{13}.g_{12}$$

$$P_0 = p_3.p_2.p_1.p_0$$

$$P_1 = p_7.p_6.p_5.p_4$$

$$P_2 = p_{11}.p_{10}.p_9.p_8$$

$$P_3 = p_{15}.p_{14}.p_{13}.p_{12}$$

Then

$$C1 = G0 + P0.c0$$

$$C2 = G1 + P1.G0 + P1.P0.c0$$

$$C3 = G2 + P2.G1 + P2.P1.G0 + P2.P1.P0.c0$$

$$C4 = G3 + P3.G2 + P3.P2.G1 + P3.P2.P1.G0 + P3.P2.P1.P0.c0$$

This is implemented in the **carry look-ahead adder**.




FIGURE B.5.11 A 32-bit ALU constructed from the 31 copies of the 1-bit ALU in the top of Figure B.5.10 and one 1-bit ALU in the bottom of that figure. The Less inputs are connected to 0 except for the least significant bit, which is connected to the Set output of the most significant bit. If the ALU performs $a - b$ and we select the input 3 in the multiplexor in Figure B.5.10, then $\text{Result} = 0 \dots 001$ if $a < b$, and $\text{Result} = 0 \dots 000$ otherwise.





FIGURE B.6.3 Four 4-bit ALUs using carry lookahead to form a 16-bit adder. Note that the carries come from the carry-lookahead unit, not from the 4-bit ALUs.

Sequential Circuits


The output depends not only on the current inputs, but also on the past values of the inputs.



An SR Latch


S	R	Q	\bar{Q}	Comment
0	0	0/1	1/0	Old state continues
1	0	1	0	Set state
0	1	0	1	Reset state
1	1	0	0	Illegal inputs

A clocked D-latch




Clock is the enabler. If $C=0$, Q remains unchanged.

When $C=1$, then Q acquires the value of D . We will use it as a building block of sequential circuits.



The main complaint is the "transparency". An edge triggered circuit (or a master-slave circuit) solves this problem (to be discussed in the class)

A Master-Slave D flip-flop



The output Q acquires the value of D, only when one complete pulse (i.e. 0 1 0) is applied to the clock input. The external output Q changes after the falling edge.

