

Building Better SMT Solvers Using Syntax-Guided Synthesis

Andrew Reynolds

May 23, 2019

EPFL




My Research

- Satisfiability Modulo Theories (SMT) Solvers
 - Fully automated reasoners with many applications
 - Verification, Synthesis, Symbolic Execution, Theorem Proving, Security Analysis
- Development of the SMT solver CVC4
 - Open source
- Available at : <https://cvc4.github.io/>
- Acknowledgements:
 - Cesare Tinelli, Clark Barrett, Haniel Barbosa, Andres Noetzli, Aina Niemetz, Mathias Preiner
 - Rest of CVC4 development team (past and present)
 - Viktor Kuncak



SMT Solvers: Standalone Tools for Many Problems



SMT Solvers Should Be...


- **Fast**
 - Applications e.g. symbolic execution make millions of small SMT queries
- **Trustworthy**
 - Applications e.g. theorem proving, verification require 100% accuracy
- **Featureful**
 - Applications e.g. synthesis, other applications involve complex algorithms, new theories

SMT Solvers Should Be...

- **Fast**
 - Applications e.g. symbolic execution make millions of small SMT queries
- **Trustworthy**
 - Applications e.g. theorem proving, verification require 100% accuracy
- **Featureful**
 - Applications e.g. synthesis, other applications involve complex algorithms, new theories

*In this talk: how developing a good SMT solver can be partially automated using **synthesis***

SMT Solvers: Standalone Tools for Synthesis



Synthesis Conjectures

$$\exists f. \forall x. P(f, x)$$



There exists a function f for which **property** P holds for all x

Synthesis Conjectures Modulo T

$$\exists f. \forall x. P(f, x)$$

There exists a function f for which property P holds for all x

Property P is in **background theory** T , e.g. linear arithmetic

$$\exists f. \forall x. f(x+1) \geq f(x)$$

⇒ Satisfiability Modulo Theories (SMT)

Synthesis Conjectures Modulo T

$$\exists f. \forall x. P(f, x)$$



There exists a function f for which **property** P holds for all x

Syntax-Guided Synthesis Conjectures Modulo T

$$\exists f. \forall x. P(f, x)$$


$\text{spec}(f)$

There exists a function f for which **property** P holds for all x

$$A \rightarrow A + A \mid -A \mid x \mid y \mid 0 \mid 1 \mid \text{ite}(B, A, A)$$
$$B \rightarrow B \wedge B \mid \neg B \mid A = A \mid A \geq A \mid \perp$$


$\text{syntax}(f)$

The body of f is generated by the above **grammar** with start symbol A

\Rightarrow *Syntax-guided synthesis “SyGuS” [Alur et al 2013]*

Enumerative Cex-Guided Inductive Synthesis (CEGIS)

```
syntax(f) :  
A->A+A|-A|x|y|0|1|ite(B,A,A)  
B->B&B|¬B|A=A|A≥A|⊥
```

```
spec(f) :  
∀xy.f(x,y)=f(y,x)+f(0,1)
```

Solution
Enumerator

Solution
Verifier

Enumerative Cex-Guided Inductive Synthesis (CEGIS)

```
syntax(f) :  
A->A+A|-A|x|y|0|1|ite(B,A,A)  
B->B&B|¬B|A=A|A≥A|⊥
```

```
spec(f) :  
∀xy.f(x,y)=f(y,x)+f(0,1)
```

Solution
Enumerator

Solution
Verifier

$f := \lambda xy . x ?$

Enumerative Cex-Guided Inductive Synthesis (CEGIS)

```
syntax(f) :  
A->A+A|-A|x|y|0|1|ite(B,A,A)  
B->B&B|¬B|A=A|A≥A|⊥
```

```
spec(f) :  
∀xy. f(x,y)=f(y,x)+f(0,1)
```

Solution
Enumerator

Solution
Verifier

$$f(0,1) = f(1,0) + f(0,1)$$

$$f := \lambda xy . x?$$


..counterexample: spec does not hold for $(x,y)=(0,1)$

Enumerative Cex-Guided Inductive Synthesis (CEGIS)

syntax (f) :
 $A \rightarrow A + A \mid -A \mid x \mid y \mid 0 \mid 1 \mid \text{ite}(B, A, A)$
 $B \rightarrow B \wedge B \mid \neg B \mid A = A \mid A \geq A \mid \perp$

spec (f) :
 $\forall xy. f(x, y) = f(y, x) + f(0, 1)$

Solution
Enumerator




...new candidate $\lambda xy. y$ satisfies $(x, y) = (0, 1)$

Enumerative Cex-Guided Inductive Synthesis (CEGIS)

syntax (f) :
 $A \rightarrow A + A \mid -A \mid x \mid y \mid 0 \mid 1 \mid \text{ite}(B, A, A)$
 $B \rightarrow B \wedge B \mid \neg B \mid A = A \mid A \geq A \mid \perp$

spec (f) :
 $\forall xy. f(x, y) = f(y, x) + f(0, 1)$

Solution
Enumerator



...counterexample: spec does not hold for $(x, y) = (2, 1)$


Enumerative Cex-Guided Inductive Synthesis (CEGIS)

syntax (f) :
 $A \rightarrow A + A \mid -A \mid x \mid y \mid 0 \mid 1 \mid \text{ite}(B, A, A)$
 $B \rightarrow B \wedge B \mid \neg B \mid A = A \mid A \geq A \mid \perp$

spec (f) :
 $\forall xy. f(x, y) = f(y, x) + f(0, 1)$

Solution
Enumerator

Solution
Verifier




...new candidate $\lambda xy. 0$ satisfies $(x, y) = (0, 1), (2, 1)$

Enumerative Cex-Guided Inductive Synthesis (CEGIS)

syntax (f) :
 $A \rightarrow A + A \mid -A \mid x \mid y \mid 0 \mid 1 \mid \text{ite}(B, A, A)$
 $B \rightarrow B \wedge B \mid \neg B \mid A = A \mid A \geq A \mid \perp$

spec (f) :
 $\forall xy. f(x, y) = f(y, x) + f(0, 1)$

Solution
Enumerator



...new candidate $\lambda xy. 0$ has no counterexamples wrt **spec (f)**

Enumerative Cex-Guided Inductive Synthesis (CEGIS)


syntax (f) :

$A \rightarrow A + A \mid -A \mid x \mid y \mid 0 \mid 1 \mid \text{ite}(B, A, A)$
 $B \rightarrow B \wedge B \mid \neg B \mid A = A \mid A \geq A \mid \perp$

spec (f) :

$\forall xy. f(x, y) = f(y, x) + f(0, 1)$

Solution
Enumerator



⇒ Terms $x, y, 0, \dots$ are a (fair) **enumeration** of terms generated by **syntax (f)**

CEGIS using SMT solvers

```
syntax(f) :  
A->A+A|-A|x|y|0|1|ite(B,A,A)  
B->B&B|¬B|A=A|A≥A|⊥
```

```
spec(f) :  
∀xy.f(x,y)=f(y,x)+f(0,1)
```

Solution
Enumerator

SMT Solver
Solution
Verifier

CEGIS inside an SMT solver

```
syntax(f) :  
A->A+A|-A|x|y|0|1|ite(B,A,A)  
B->B&B|¬B|A=A|A≥A|⊥
```

```
spec(f) :  
∀xy.f(x,y)=f(y,x)+f(0,1)
```

SMT Solver (CVC4)

[Reynolds et al CAV 2015]

Solution
Enumerator

Solution
Verifier

CVC4 as an Efficient Synthesis Solver

- Based on combination of methods:
 - Enumerative CEGIS
 - Advanced techniques:
 - Counterexample-Guided Quantifier Instantiation [Reynolds et al CAV 2015]
 - Divide and conquer / Decision tree learning, inspired by [Alur et al TACAS 2017]
- Competitive with state-of-the-art
 - **Winner**, SyGuS-comp GENERAL track 2015, 2018
 - **Winner**, SyGuS-comp PBE strings track 2017, 2018, PBE BV track 2018
 - **Winner**, SyGuS-comp CLIA track 2015-2018

Using an SMT Solver in Synthesis Applications

- Numerous external applications:
 - Program snippets
 - Circuit synthesis
 - Data manipulation / programming by examples (PBE)
 - Proving safety properties
 - Planning
 - ...

Using an SMT Solver (CVC4) to *Improve Itself*

1. Rewrite Rule Synthesis

$$\exists t_1 t_2. \forall x. t_1[x] = t_2[x], \quad t_1 \not\rightarrow t_2$$

[Noetzli et al SAT 2019]

2. Semantically-guided test case generation

$$\exists Q. \exists_{\leq n} x \in S. Q(x)$$

3. Solving Quantified Bit-Vectors (and Floating Points) Using Invertibility Conditions

$$\exists C. \forall s t. IC(a, b) \Leftrightarrow \exists x. x \oplus s \sim t$$

[Niemetz et al CAV 2018,
Brain et al CAV 2019]

...can tackle these problems using syntax-guided synthesis

Application #1: Rewrite Rule Synthesis

Rewriting is Important for SMT Solving

- Developing an efficient SMT theory solver for T requires:
 1. A propositional satisfiability (SAT) solver
 2. Decision Procedure for T
 3. A “**rewriter**” to put constraints in some normal form
 - E.g. $x+0 \rightarrow x$, $x-y \rightarrow x+(-1*y)$, $x=x-2 \rightarrow \perp$
- Having a good rewriter is highly **critical to performance**
 - In particular, theory of bit-vectors, strings, floating points
 - Single rewrite may make problem go from hard → trivial

Rewrite Rule Synthesis

“Syntax-Guided Rewrite Rule Enumeration for SMT Solvers” [\[SAT 2019\]](#)

- Idea:
 - Use synthesis solver of CVC4 to find new rewrite rules
 - ...that in turn improve its performance
- Joint work with:
 - Clark Barrett, Haniel Barbosa, **Andres Noetzli**, Aina Niemetz, Mathias Preiner, Cesare Tinelli




Rewrite Rules are *Difficult to Implement*

- Hard to find **commonly applicable rewrites**
 - Analyze problem instances, solver runs
- What rewrites have I not **already implemented?**
- Time consuming, **many lines of code**
 - CVC4's BV rewriter ~3500 LOC
 - CVC4's string rewriter >3000 LOC
 - CVC4's floating point rewriter ??? LOC


Rewrite Rule Synthesis

- Use the **syntax-guided enumeration** to assist the developer to **implement** the solver's **rewriter**
 - ⇒ Increase **productivity** of the developer
 - ⇒ Increase **confidence** in the correctness of the rewriter


(Partially) Automated Rewrite Rule Generation




(Partially) Automated Rewrite Rule Generation




(Partially) Automated Rewrite Rule Generation




(Partially) Automated Rewrite Rule Generation




(Partially) Automated Rewrite Rule Generation




(Partially) Automated Rewrite Rule Generation




(Partially) Automated Rewrite Rule Generation




(Partially) Automated Rewrite Rule Generation




(Partially) Automated Rewrite Rule Generation




(Partially) Automated Rewrite Rule Generation



(Partially) Automated Rewrite Rule Generation



(Partially) Automated Rewrite Rule Generation




Experience

```
(synth-fun f
  ((x String) (y String) (z Int))
  String (
    (Start String (
      x y "A" "B" ""
      (str.++ Start Start)
      (str.replace Start Start Start)
      (str.at Start ie)
      (int.to.str ie)
      (str.substr Start ie ie)))
    (ie Int (
      0 1 z
      (+ ie ie)
      (- ie ie)
      (str.len Start)
      (str.to.int Start)
      (str.indexof Start Start ie)))))
```

```
(synth-fun f ((s (BitVec 4)) (t (BitVec 4)))
  (BitVec 4) (
    (Start (BitVec 4) (
      s t #x0
      (bvneg Start)
      (bvnot Start)
      (bvadd Start Start)
      (bvmul Start Start)
      (bvand Start Start)
      (bvlshr Start Start)
      (bvor Start Start)
      (bvshl Start Start))))))
```

```
(synth-fun f
  ((x Bool) (y Bool)
   (z Bool) (w Bool))
  Bool (
    (Start Bool (
      (and d1 d1) (not d1)
      (or d1 d1) (xor d1 d1)))
    (d1 Bool (
      x (and d2 d2) (not d2)
      (or d2 d2) (xor d2 d2)))
    (d2 Bool (
      w (and d3 d3) (not d3)
      (or d3 d3) (xor d3 d3)))
    (d3 Bool (
      y (and d4 d4) (not d4)
      (or d4 d4) (xor d4 d4)))
    (d4 Bool (z))))
```



Examples of Rewrites

- Bit-Vectors

$$\begin{aligned} \text{bvlshr}(x, x) &\rightarrow \#x0000 \\ x+1 &\rightarrow \sim(-x) \end{aligned}$$

$$\begin{aligned} x - (x \& y) &\rightarrow x \& \sim y \\ (x \& y) + (x \mid y) &\rightarrow x+y \end{aligned}$$

$$\begin{aligned} \text{concat}(\#x1, x) = \text{concat}(\#x0, y) &\rightarrow \perp \\ \text{bvxor}(x, x \& y) &\rightarrow \sim y \& x \end{aligned}$$

- Strings


$$\begin{aligned} x++"A" = "B"++x &\rightarrow \perp \\ \text{contains}(x, x++"A") &\rightarrow \perp \\ "A"++x = "A"++y &\rightarrow x=y \end{aligned}$$

$$\begin{aligned} \text{indexof}("ABCDE", x, 3) &\rightarrow \text{indexof}("AAADE", x, 3) \\ \text{replace}(x, x++y, y) &\rightarrow \text{replace}(x, x++y, "") \\ \text{contains}("ABCD", "C"++x++"B") &\rightarrow \perp \end{aligned}$$

- Booleans


$$\begin{aligned} A \wedge (A \vee B) &\rightarrow A \wedge B \\ A = A \& B &\rightarrow \neg A \vee B \end{aligned}$$

$$\begin{aligned} (A \vee C) \wedge (A \vee B) &\rightarrow A \wedge (C \vee B) \\ (A \vee B) = (A \vee B \vee C) &\rightarrow A \vee B \vee \neg C \end{aligned}$$



Statistics: CVC4's Current Rewriter(s)


string-term, depth 2



%redundant:
time to
enumerate:


49.7% **28.8%**
90.0 **60.8**

bv-term, depth 3



39.3% **9.7%**
96.4 **55.4**

bool-crci, depth 7



99.8% **82.2%**
19128.8 **60.6**

Impact of Aggressive Simplification *for Strings*

Set		all	-arith	-contain	-msets	z3	OSTRICH
CMU	sat	7947	7746	7948	7946	4585	
	unsat	66	31	66	66	52	
	×	173	409	172	174	3549	
TERMEQ	sat	10	10	10	10	1	
	unsat	49	36	27	49	36	
	×	22	35	44	22	44	
SLOG	sat	1302	1302	1302	1302	1100	1289
	unsat	2082	2082	2082	2082	2075	2082
	×	7	7	7	7	216	20
APLAS	sat	132	132	132	132	10	
	unsat	292	291	171	171	94	
	×	159	160	280	280	479	
Total	sat	9391	9190	9392	9390	5696	1289
	unsat	2489	2440	2346	2368	2257	2082
	×	361	611	503	483	4288	8870

[Reynolds/Noetzli/Tinelli/Barrett CAV 19]

- arith: w/o arithmetic simplifications
- contain: w/o contain-based simplifications
- mset: w/o multiset-based simplifications

- CVC4 implements >3000 lines of C++ for simplification rules (and growing)
 - Important aspect of modern string solving

Application #2: Improving Confidence in the SMT Solver

Improving Confidence: Rewriting

- *Does my SMT solver implement any unsound (bit-vector) rewrites?*

Improving Confidence: Rewriting

Grammar of interest

```
(synth-fun f ((s BV8) (t BV8)) BV8
  ((Start BV8
    (s t #x00 #x01
      ~Start
      -Start
      bvlshr(Start Start)
      Start & Start
      Start + Start
    )) )
```


Improving Confidence: Rewriting

```
~s  
~#x00  
s&s  
s&t  
bvlshr(s,#x00)  
bvlshr(#x00,s)  
s+t  
t+s  
s+#x00  
s+ #x01  
~~s  
~-s  
s+~s  
s+(s&t)
```


Syntax-Guided Term Enumeration

```
(synth-fun f ((s BV8) (t BV8)) BV8  
  ((Start BV8  
    (s t #x00 #x01  
     ~Start  
     -Start  
     bvlshr(Start Start)  
     Start & Start  
     Start + Start  
   )))
```

Improving Confidence: Rewriting



Improving Confidence: Rewriting



Improving Confidence: Rewriting

⇒ Has been critical for *finding bugs* in newly written rewriter code

```
(unsound-rewrite (bvuge (bvadd x #x0001) x) true)
; --sygus-rr-verify detected unsoundness in the rewriter!
; Terms have the same rewritten form but are not equivalent
; for x=#xFFFF, where they evaluate to:
; (bvuge (bvadd x #x0001) x) = false
; true = true
```

⇒ Run as part of CVC4's regression tests:

CVC4 / CVC4

Watch 33 Unstar 280 Fork 98

Code Issues 237 Pull requests 31 Projects 1 Wiki Insights

Add tests that enumerate and verify rewrite rules #2344

Merged ajreynol merged 5 commits into cvc4:master from 4tXJ7f:addVerifyTests on Aug 24, 2018

Conversation 3 Commits 5 Checks 0 Files changed 9 +146 -21

4tXJ7f commented on Aug 20, 2018 • edited

The regression script now avoids running with `--check-synth-sol` when `--sygus-rr` is used.

Reviewers ajreynol

Assignees ajreynol


Verified 272899c

Improving Confidence: Query Generation

```
~s  
#x00  
s&s  
s&t  
s&#x00  
bvlshr(s,s)  
bvlshr(s,t)  
bvlshr(s,#x00)  
bvlshr(#x00,s)  
...  
bvlshr(s,s+#x01)
```

Syntax-Guided Term Enumeration

Improving Confidence: Query Generation



Application #3: Solving Quantified Inputs via Invertibility Conditions

Solving Quantified Bit-Vectors: Example

- Consider quantifier elimination problem for bit-vectors:

$$\exists x : \text{BV}_8 . s + x = t \Leftrightarrow ???$$

⇒ Applications in proving safety properties, compiler opts

- Common solving technique is model-based instantiation [Wintersteiger et al 2013]
 - Based on *values*: above is equivalent $s + \#x00 = t \vee s + \#x01 = t \vee s + \#x02 = t \vee \dots$
 - Scalability issues for larger bit-widths
- Idea:** Use SyGuS to find terms that are solutions to bit-vector equations
 - Based on *symbolic solved form*: above is equivalent $s + (\mathbf{t} - \mathbf{s}) = t$ (which is \Leftrightarrow true)

Solving Quantified Bit-Vectors

- Some equations are “invertible”, e.g.:
 - $s + \textcolor{red}{x} = t$... always has solution $\textcolor{red}{x} = t - s$
- Some equations are not, e.g.:
 - $s * \textcolor{red}{x} = t$... x has *no solution* when, e.g. $s=2, t=3$

Solving Quantified Bit-Vectors

- $s + \mathbf{x} = t$... always has solution $\mathbf{x} = t - s$
- $s^* \mathbf{x} = t$... \mathbf{x} has *no solution* when, e.g. $s=2, t=3$
- **Challenge:** it is possible to characterize exactly when \mathbf{x} has a solution?
 - Find a predicate $\text{IC}(s, t)$ such that \mathbf{x} has a solution iff $\text{IC}(s, t)$ is satisfiable
 - We call IC an “invertibility condition”
 - Invertibility Conditions \Rightarrow QE procedure for “linear” BV formulas

Finding Invertibility Conditions

- Goal: for each BV operator \oplus and BV relation \sim , find *invertibility condition* $\text{IC}(s, t)$ such that:

$$\exists \text{IC}. \exists x. (x \oplus s \sim t) \Leftrightarrow \text{IC}(s, t)$$

- Also need to consider multiple arguments for non-commutative operators
 - E.g. $x \gg s = t$ and $s \gg x = t$

Finding Invertibility Conditions

$$\exists \text{IC}. \ \exists x. (x \oplus s \sim t) \Leftrightarrow \text{IC}(s, t)$$

- Signature of BV has >15 operators, 4 relations ($=/\neq$, signed/unsigned inequality)
 - ⇒ Total of 162 invertibility conditions to find
 - ⇒ Some took several hours to find by hand ∴ *use SyGuS*

Use SyGuS to Find Invertibility Conditions

- Invertibility conditions as a synthesis problem:

$$\exists \text{IC}. \forall s t. (\exists x. x \oplus s \sim t) \Leftrightarrow \text{IC}(s, t)$$

- Find predicate IC that is the invertibility condition for $x \oplus s \sim t$

Use SyGuS to Find Invertibility Conditions

- Invertibility conditions as a synthesis problem:

$$\exists \text{IC}. \forall s t. (\exists x. x \oplus s \sim t) \Leftrightarrow \text{IC}(s, t)$$



Challenge: 3 levels of quantification (SyGuS only deals with 2)



Use SyGuS to Find Invertibility Conditions

$$\exists \text{IC}. \forall s, t. (\bigvee_{c=0, \dots, 15} c \oplus s \sim t) \Leftrightarrow \text{IC}(s, t)$$



- Solution: find invertibility conditions for a small fixed bitwidth (**4-bits**)
 - In practice, these solutions generalize to all bit-widths
- Using this technique, found **118 of 162** conditions
 - Many simpler than hand-crafted ones
- When combined with hand-crafted ICs, found all **162** conditions

Visualizing BV Invertibility Conditions




(a) $x + s \approx t$


(b) $x \cdot s \approx t$

(c) $s \div x \approx t$

(d) $x \div s \approx t$



(a) $x \text{ rem } s \approx t$



(b) $s \text{ rem } x \approx t$

White = IC is true
Black = IC is false
(shown for 8-bit)

Invertibility Conditions for BV

$\ell[x]$	\approx	$\not\approx$
$x \cdot s \bowtie t$	$(-s \mid s) \& t \approx t$	$s \not\approx 0 \vee t \not\approx 0$
$x \bmod s \bowtie t$	$\sim(-s) \geq_u t$	$s \not\approx 1 \vee t \not\approx 0$
$s \bmod x \bowtie t$	$(t + t - s) \& s \geq_u t$	$s \not\approx 0 \vee t \not\approx 0$
$x \div s \bowtie t$	$(s \cdot t) \div s \approx t$	$s \not\approx 0 \vee t \not\approx \sim 0$
$s \div x \bowtie t$	$s \div (s \div t) \approx t$	$\begin{cases} s \& t \approx 0 & \text{for } \kappa(s) = 1 \\ \top & \text{otherwise} \end{cases}$
$x \& s \bowtie t$	$t \& s \approx t$	$s \not\approx 0 \vee t \not\approx 0$
$x \mid s \bowtie t$	$t \mid s \approx t$	$s \not\approx \sim 0 \vee t \not\approx \sim 0$
$x \gg s \bowtie t$	$(t \ll s) \gg s \approx t$	$t \not\approx 0 \vee s <_u \kappa(s)$
$s \gg x \bowtie t$	$\bigvee_{i=0}^{\kappa(s)} s \gg i \approx t$	$s \not\approx 0 \vee t \not\approx 0$
$x \gg_a s \bowtie t$	$(s <_u \kappa(s) \Rightarrow (t \ll s) \gg_a s \approx t) \wedge (s \geq_u \kappa(s) \Rightarrow (t \approx \sim 0 \vee t \approx 0))$	\top
$s \gg_a x \bowtie t$	$\bigvee_{i=0}^{\kappa(s)} s \gg_a i \approx t$	$(t \not\approx 0 \vee s \not\approx 0) \wedge (t \not\approx \sim 0 \vee s \not\approx \sim 0)$
$x \ll s \bowtie t$	$(t \gg s) \ll s \approx t$	$t \not\approx 0 \vee s <_u \kappa(s)$
$s \ll x \bowtie t$	$\bigvee_{i=0}^{\kappa(s)} s \ll i \approx t$	$s \not\approx 0 \vee t \not\approx 0$
$x \circ s \bowtie t$	$s \approx t[\kappa(s) - 1 : 0]$	\top
$s \circ x \bowtie t$	$s \approx t[\kappa(t) - 1 : \kappa(t) - \kappa(s)]$	\top

} ICs for $=, \neq$

...not pictured:
ICs for $\text{bvuge}, \text{bvugt},$
 $\text{bvsge}, \text{bvsigt}$

Table 2. Conditions for the invertibility of bit-vector operators over (dis)equality. Those for \cdot , $\&$ and \mid are given modulo commutativity of those operators.

Invertibility Conditions for BV

$\ell[x]$	\approx	$\not\approx$
$x \cdot s \bowtie t$	$(-s \mid s) \& t \approx t$	$s \not\approx 0 \vee t \not\approx 0$
$x \bmod s \bowtie t$	$\sim(-s) \geq_u t$	$s \not\approx 1 \vee t \not\approx 0$
$s \bmod x \bowtie t$	$(t + t - s) \& s \geq_u t$	$s \not\approx 0 \vee t \not\approx 0$
$x \div s \bowtie t$	$(s \cdot t) \div s \approx t$	$s \not\approx 0 \vee t \not\approx \sim 0$
$s \div x \bowtie t$	$s \div (s \div t) \approx t$	$\begin{cases} s \& t \approx 0 & \text{for } \kappa(s) = 1 \\ \top & \text{otherwise} \end{cases}$
$x \& s \bowtie t$	$t \& s \approx t$	$s \not\approx 0 \vee t \not\approx 0$
$x \mid s \bowtie t$	$t \mid s \approx t$	$s \not\approx \sim 0 \vee t \not\approx \sim 0$
$x \gg s \bowtie t$	$(t \ll s) \gg s \approx t$	$t \not\approx 0 \vee s <_u \kappa(s)$
$s \gg x \bowtie t$	$\bigvee_{i=0}^{\kappa(s)} s \gg i \approx t$	$s \not\approx 0 \vee t \not\approx 0$
$x \gg_a s \bowtie t$	$(s <_u \kappa(s) \Rightarrow (t \ll s) \gg_a s \approx t) \wedge (s \geq_u \kappa(s) \Rightarrow (t \approx \sim 0 \vee t \approx 0))$	\top
$s \gg_a x \bowtie t$	$\bigvee_{i=0}^{\kappa(s)} s \gg_a i \approx t$	$(t \not\approx 0 \vee s \not\approx 0) \wedge (t \not\approx \sim 0 \vee s \not\approx \sim 0)$
$x \ll s \bowtie t$	$(t \gg s) \ll s \approx t$	$t \not\approx 0 \vee s <_u \kappa(s)$
$s \ll x \bowtie t$	$\bigvee_{i=0}^{\kappa(s)} s \ll i \approx t$	$s \not\approx 0 \vee t \not\approx 0$
$x \circ s \bowtie t$	$s \approx t[\kappa(s) - 1 : 0]$	\top
$s \circ x \bowtie t$	$s \approx t[\kappa(t) - 1 : \kappa(t) - \kappa(s)]$	\top

$$\exists x . s^* x = t \iff (-s \mid s) \& t = t$$

- Condition above encodes
"s has fewer trailing zeroes than t"
- Conditions like this one are concise, subtle
 \Rightarrow Excellent target for SyGuS

Table 2. Conditions for the invertibility of bit-vector operators over (dis)equality. Those for \cdot , $\&$ and \mid are given modulo commutativity of those operators.

(Compact) Quantifier Instantiation for BV

- Theorem:

Theorem 9. Let $\psi[x]$ be a quantifier-free formula in the signature of T_{BV} .

1. S_c^{BV} is a finite selection function for x and ψ for all $c \in \{m, k, s, b\}$.
2. S_m^{BV} is monotonic.
3. S_k^{BV} is 1-finite if ψ is unit linear invertible.
4. S_k^{BV} is monotonic if ψ is unit linear invertible.

“Linear invertible” quantified BV formulas $\forall x . P[x]$ containing at-most one occurrence of x can be solved via a single quantifier-free satisfiability query
⇒ Compact quantifier elimination for this fragment (size is independent of bit-width)

Experimental Results


- Quantifier Instantiation based on Invertibility Conditions in CVC4
- Won quantified bit-vector (BV) category of SMT-COMP 2018

unsat	Boolector	CVC4	Q3B	Z3	cegqi _m	cegqi _k	cegqi _s	cegqi _b
h-uauto	14	12	93	24	10	103	105	106
keymaera	3917	3790	3781	3923	3803	3798	3888	3918
psyco	62	62	49	62	62	39	62	61
scholl	57	36	13	67	36	27	36	35
tptp	55	52	56	56	56	56	56	56
uauto	137	72	131	137	72	72	135	137
ws-fixpoint	74	71	75	74	75	74	75	75
ws-ranking	16	8	18	19	15	11	12	11
Total unsat	4332	4103	4216	4362	4129	4180	4369	4399
sat	Boolector	CVC4	Q3B	Z3	cegqi _m	cegqi _k	cegqi _s	cegqi _b
h-uauto	15	10	17	13	16	17	16	17
keymaera	108	21	24	108	20	13	36	75
psyco	131	132	50	131	132	60	132	129
scholl	232	160	201	204	203	188	208	211
tptp	17	17	17	17	17	17	17	17
uauto	14	14	15	16	14	14	14	14
ws-fixpoint	45	49	54	36	45	51	49	50
ws-ranking	19	15	37	33	33	31	31	32
Total sat	581	418	415	558	480	391	503	545
Total (5151)	4913	4521	4631	4920	4609	4571	4872	4944

Table 4. Results on satisfiable and unsatisfiable benchmarks with a 300 second timeout.


Extension to Floating Points

- Same approach can be applied to Floating Points
- Invertibility Conditions are much more complex
 - Synthesis was much harder, required sampling/decision tree learning



Extension to Floating Points

- In total, found **167 of 188** conditions via a custom extension of CVC4



$$(a) x + s \approx t$$

$$t \approx (t - s) \stackrel{\text{RTP}}{+} s \vee t \approx (t - s) \stackrel{\text{RTN}}{+} s \vee s \approx t$$

$$t \approx (t \div s) \stackrel{\text{RTP}}{\cdot} s \vee t \approx (t \div s) \stackrel{\text{RTN}}{\cdot} s \vee (s \approx \pm\infty \wedge t \approx \pm\infty) \vee (s \approx \pm 0 \wedge t \approx \pm 0)$$

$$(b) x \cdot s \approx t$$

$$t \approx (s \stackrel{\text{RTP}}{\cdot} t) \stackrel{\text{R}}{\div} s \vee t \approx (s \stackrel{\text{RTN}}{\cdot} t) \stackrel{\text{R}}{\div} s \vee (s \approx \pm\infty \wedge t \approx \pm 0) \vee (t \approx \pm\infty \wedge s \approx \pm 0)$$

$$t \approx s \stackrel{\text{R}}{\div} (s \div t) \vee t \approx s \stackrel{\text{RTP}}{\div} (s \div t) \vee (s \approx \pm\infty \wedge t \approx \pm\infty) \vee (s \approx \pm 0 \wedge t \approx \pm 0)$$

$$(c) s \div x \approx t$$


$$t \approx (t - s) \stackrel{\text{RTP}}{\cdot} s \vee t \approx (t - s) \stackrel{\text{RTN}}{\cdot} s \vee s \approx t$$

$$t \approx (t \div s) \stackrel{\text{RTP}}{+} s \vee t \approx (t \div s) \stackrel{\text{RTN}}{+} s \vee (s \approx \pm\infty \wedge t \approx \pm\infty) \vee (s \approx \pm 0 \wedge t \approx \pm 0)$$


$$(d) x \div s \approx t$$

Extension to Floating Points

- Some invertibility conditions for FP are **hard to find**



(a) $x \text{ rem } s \approx t$



(b) $s \text{ rem } x \approx t$

$$|t + t| \leq |s| \vee |t + t| \leq |s| \vee \text{ite}(t \approx \pm 0, s \not\approx \pm 0, t \not\approx \pm \infty)$$

???

Building Better SMT Solvers: Ongoing Work

- Further automation of rewrite rules
- More complex test case generation
- Solving algorithms based on invertibility conditions
 - Quantifier Elimination
 - Local search techniques [\[Niemetz et al CAV2016\]](#)
 - Quantifier Instantiation for Synthesis (for BV, FP, ...)
 - Quantifier instantiation procedures \Leftrightarrow synthesis procedures
- Bit-width independent verification of invertibility conditions
 - Initial work “Toward Bit-Width Independent Proofs in SMT Solvers” [\[CADE 2019\]](#)

Thanks for Listening!

- Techniques in talk available in SMT solver CVC4
 - Open-source : <https://cvc4.github.io/>
- Questions?

