

Verifying Bit-vector Invertibility Conditions in Coq (Extended Abstract)

Burak Ekici, [Arjun Viswanathan](#), Yoni Zohar, Clark Barrett, Cesare Tinelli



Bit-vectors

Bit-vectors

- Bit-vectors: Fixed-width bit sequences

10101

$a \in BV_5$

Bit-vectors

- Bit-vectors: Fixed-width bit sequences

10101

$a \in BV_5$

- Bit-vector operations

$a + b$

$a <_u b$

...

Introduction

Bit-vectors have many applications:

- Hardware circuit analysis [Gupta et al., 1993]
- Bounded model checking [Armando et al., 2006]
- Symbolic execution [Cadar et al., 2006]
- ...

Introduction

- Many applications require **quantified** bit-vector formulas
- Some SMT solvers use quantifier-instantiation to solve quantified formulas
- *Invertibility conditions* are a useful meta-construct for a quantifier-instantiation technique [Niemetz et al., CAV 2018]

Invertibility Conditions

An *invertibility condition* for a variable x in a bit-vector literal

$$\ell [x , s , t]$$

is a formula

$$IC [s , t]$$

s.t. the following *invertibility equivalence* is valid in the theory of bit-vectors:

$$\forall s. \forall t. IC[s, t] \iff \exists x. \ell[x, s, t]$$

where $s, t, x : BV_n$

Invertibility Conditions: Example

Invertibility Conditions: Example

- Inversion of bit-vector addition is unconditional

$$\exists x. x + s = t \iff \top$$

The *inverse* is $x = t - s$

Invertibility Conditions: Example

- Inversion of bit-vector addition is unconditional

$$\exists x. x + s = t \iff \top$$

The *inverse* is $x = t - s$

- Inversion of bit-wise conjunction is conditional

$$\exists x. x \& s = t \iff t \& s = t$$

Motivation

This technique [Niemetz et al., CAV 2018] requires the equivalences to be true **independent of bit-width**

Proofs of these equivalences are required for the soundness of the technique

...and the solvers that use it

Previous Work

Previous Work

[Niemetz et al., CAV 2018]

- generated 162 invertibility equivalences
- proved them using SMT-solvers for bit-widths up to 65

Previous Work

[Niemetz et al., CAV 2018]

- generated 162 invertibility equivalences
- proved them using SMT-solvers for bit-widths up to 65

[Niemetz et al., CADE 2019]

- encoded the equivalences in theories supported by SMT-solvers
- verified equivalences for parametric bit-widths
- approach succeeded on under 75% of the equivalences

Contributions

Contributions

1. Formalized a representative subset of the 162 invertibility equivalences in Coq

Contributions

1. Formalized a representative subset of the 162 invertibility equivalences in Coq
2. Extended a Coq bit-vector library to support these equivalences

Contributions

1. Formalized a representative subset of the 162 invertibility equivalences in Coq
2. Extended a Coq bit-vector library to support these equivalences
3. Proved 18 of them for arbitrary bit-width

Result Summary

$\ell[x]$ $=$ \neq $<_u$ $>_u$ \leq_u \geq_u

$-x \bowtie t$

$\sim x \bowtie t$

$x \& s \bowtie t$

$x | s \bowtie t$

$x \ll s \bowtie t$

$s \ll x \bowtie t$

$x \gg s \bowtie t$

$s \gg x \bowtie t$

$x \gg_a s \bowtie t$

$s \gg_a x \bowtie t$

$x + s \bowtie t$

Result Summary (SMT)

$\ell[x]$	$=$	\neq	$<_u$	$>_u$	\leq_u	\geq_u
$-x \boxtimes t$	✓	✓	✓	✓	✓	✓
$\sim x \boxtimes t$	✓	✓	✓	✓	✓	✓
$x \& s \boxtimes t$		✓	✓	✓	✓	✓
$x s \boxtimes t$		✓	✓	✓	✓	✓
$x \ll s \boxtimes t$			✓		✓	
$s \ll x \boxtimes t$	✓	✓	✓	✓	✓	✓
$x \gg s \boxtimes t$	✓	✓	✓		✓	✓
$s \gg x \boxtimes t$	✓	✓	✓	✓	✓	✓
$x \gg_a s \boxtimes t$		✓	✓	✓	✓	✓
$s \gg_a x \boxtimes t$	✓	✓				
$x + s \boxtimes t$	✓	✓	✓	✓	✓	✓

Result Summary (Coq)

$\ell[x]$	$=$	\neq	$<_u$	$>_u$	\leq_u	\geq_u
$-x \boxtimes t$	✓					
$\sim x \boxtimes t$	✓					
$x \& s \boxtimes t$	✓					
$x \mid s \boxtimes t$	✓					
$x \ll s \boxtimes t$	✓	✓		✓		✓
$s \ll x \boxtimes t$	✓					
$x \gg s \boxtimes t$	✓			✗		
$s \gg x \boxtimes t$	✓					
$x \gg_a s \boxtimes t$	✓					
$s \gg_a x \boxtimes t$	✓		✓	✓	✓	✓
$x + s \boxtimes t$	✓					

Result Summary (Both)

$\ell[x]$	=	\neq	$<_u$	$>_u$	\leq_u	\geq_u
$-x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$\sim x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \& s \boxtimes t$	✓	✓	✓	✓	✓	✓
$x s \boxtimes t$	✓	✓	✓	✓	✓	✓
$x \ll s \boxtimes t$	✓	✓	✓	✓	✓	✓
$s \ll x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \gg s \boxtimes t$	✓✓	✓	✓	✗	✓	✓
$s \gg x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \gg_a s \boxtimes t$	✓	✓	✓	✓	✓	✓
$s \gg_a x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x + s \boxtimes t$	✓✓	✓	✓	✓	✓	✓

- ✓ Verified in Coq
- ✓ Verified in SMT
- ✓✓ Verified in Coq and SMT
- ✗ Verified in neither Coq nor SMT


Bit-vector Library

Bit-vector Library

- Used a bit-vector library originally developed for **SMTCoq** [Ekici et al., 2017]
- SMTCoq is a Coq plugin that uses external SMT solvers to complete proof goals
- Bit-vectors are represented as lists of Booleans

Bit-vector Library

- Used a bit-vector library originally developed for **SMTCoq** [Ekici et al., 2017]
- SMTCoq is a Coq plugin that uses external SMT solvers to complete proof goals
- Bit-vectors are represented as lists of Booleans



Bit-vector Representations

	SMTLib [Niemetz et al. 18]	Encoding [Niemetz et al. 19]	Coq Library
Bit-vector Representation:	Bit-vector of width n One sort for each n	Bit-vector of width n Translated to NIA and UF	Bit-vector of width n List of Booleans over 2 layers
Expressivity:	n cannot be symbolic	Allows quantification over n	Bit-vectors dependent over n
Verification:	Automatic proofs using SMT solvers	Automatic proofs using SMT solvers	Manual proofs in Coq
Results	All equivalences for $n = 1$ to 65	Verified $\approx 75\%$ of equivalences	18 equivalences

Bit-vector Library

Basic signature (previous work):

+	addition	o	concatenation
-	negation	=	equality
•	multiplication	≠	disequality
&	bit-wise conjunction	< _u	unsigned less than
	bit-wise disjunction	> _u	unsigned greater than
~	bit-wise negation	< _s	signed less than
<<	logical left shift	> _s	signed greater than
>>	logical right shift		

Extended signature (this work):

≤ _u	unsigned weak less than	<<	logical left shift (alt. def.)
≥ _u	unsigned weak greater than	>>	logical right shift (alt. def.)
>> _a	arithmetic right shift	>> _a	arithmetic right shift (alt. def.)

Original Shift Definition

```
Definition shl_one_bit (a: list bool) : list bool :=  
  match a with  
  | [] => []  
  | _ => false :: removelast a  
  end.
```

```
Fixpoint shl_n_bits (a: list bool) (n: nat): list bool :=  
  match n with  
  | 0 => a  
  | S n' => shl_n_bits (shl_one_bit a) n'  
  end.
```

```
Definition shl_aux (a b: list bool): list bool :=  
  shl_n_bits a (list2nat_be_a b).
```

Shift Redefined

```
Definition shl_n_bits_a (a: list bool) (n: nat): list bool :=  
  if (n <? length a)%nat then  
    mk_list_false n ++ firstn (length a - n) a  
  else  
    mk_list_false (length a).
```

```
Definition bv_shl_a (a b: bitvector) : bitvector :=  
  if ((@size a) =? (@size b)) then  
    shl_n_bits_a a (list2nat_be_a b)  
  else  
    nil.
```

Invertibility Conditions Proofs

Result Summary

$\ell[x]$	$=$	\neq	$<_u$	$>_u$	\leq_u	\geq_u
$-x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$\sim x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \& s \boxtimes t$	✓	✓	✓	✓	✓	✓
$x s \boxtimes t$	✓	✓	✓	✓	✓	✓
$x \ll s \boxtimes t$	✓	✓	✓	✓	✓	✓
$s \ll x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \gg s \boxtimes t$	✓✓	✓	✓	✗	✓	✓
$s \gg x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \gg_a s \boxtimes t$	✓	✓	✓	✓	✓	✓
$s \gg_a x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x + s \boxtimes t$	✓✓	✓	✓	✓	✓	✓

- ✓ Verified in Coq
- ✓ Verified in SMT
- ✓✓ Verified in Coq and SMT
- ✗ Verified in neither Coq nor SMT

Result Summary

$\ell[x]$	=	\neq	$<_u$	$>_u$	\leq_u	\geq_u
$-x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$\sim x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \& s \boxtimes t$	✓	✓	✓	✓	✓	✓
$x s \boxtimes t$	✓	✓	✓	✓	✓	✓
$x \ll s \boxtimes t$	✓	✓	✓	✓	✓	✓
$s \ll x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \gg s \boxtimes t$	✓✓	✓	✓	✗	✓	✓
$s \gg x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \gg_a s \boxtimes t$	✓	✓	✓	✓	✓	✓
$s \gg_a x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x + s \boxtimes t$	✓✓	✓	✓	✓	✓	✓

- ✓ Verified in Coq
- ✓ Verified in SMT
- ✓✓ Verified in Coq and SMT
- ✗ Verified in neither Coq nor SMT

Result Summary

$\ell[x]$	=	\neq	$<_u$	$>_u$	\leq_u	\geq_u
$-x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$\sim x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \& s \boxtimes t$	✓	✓	✓	✓	✓	✓
$x s \boxtimes t$	✓	✓	✓	✓	✓	✓
$x \ll s \boxtimes t$	✓	✓	✓	✓	✓	✓
$s \ll x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \gg s \boxtimes t$	✓✓	✓	✓	✗	✓	✓
$s \gg x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x \gg_a s \boxtimes t$	✓	✓	✓	✓	✓	✓
$s \gg_a x \boxtimes t$	✓✓	✓	✓	✓	✓	✓
$x + s \boxtimes t$	✓✓	✓	✓	✓	✓	✓

$\text{bvshr_ugt_rtl}: \forall n. \forall x, s, t : BV_n.$
 $(x \gg s) <_u t \rightarrow t <_u (\sim s \gg s)$

- ✓ Verified in Coq
- ✓ Verified in SMT
- ✓✓ Verified in Coq and SMT
- ✗ Verified in neither Coq nor SMT

Challenge

Challenge

Consider bit-vectors s where $k < l$.

For $l = 4$,

s	k	$l - k$
0000	0	4
0001	1	3
0010	2	2
0011	3	1

$$k = \text{toNat}(s)$$

$$l = \text{length}(s)$$

Challenge

Consider bit-vectors s where $k < l$.

For $l = 4$,

s	k	$l - k$
0000	0	4
0001	1	3
0010	2	2
0011	3	1

$$k = \text{toNat}(s)$$

$$l = \text{length}(s)$$

Challenge

Consider bit-vectors s where $k < l$.

For $l = 4$,

s	k	l - k
0000	0	4
0001	1	3
0010	2	2
0011	3	1

$k = \text{toNat}(s)$

$l = \text{length}(s)$

More generally,

msb_zero: $\forall n. \forall s : BV_n. k < l \rightarrow s[(l - 1) \dots k] = [0 \dots 0]$

Challenge

Consider bit-vectors s where $k < l$.

For $l = 4$,

s	k	l - k
0000	0	4
0001	1	3
0010	2	2
0011	3	1

$k = \text{toNat}(s)$

$l = \text{length}(s)$

More generally,

$\text{msb_zero} : \forall n. \forall s : BV_n. k < l \rightarrow s[(l - 1) \dots k] = [0 \dots 0]$

$\text{bvshr_ugt_rtl} : \forall n. \forall x, s, t : BV_n. (x \gg s) <_u t \rightarrow t <_u (\sim s \gg s)$

reduces to

msb_zero

Proof Sketch of msb_zero

$\text{msb_zero}: \forall s : BV_n. k < l \rightarrow s[(l-1)...k] = [0...0]$

Proof Sketch:

$$s: \begin{matrix} l-1 & & k & k-1 & & 0 \\ \left[\begin{array}{cccccc} 0 & \dots & 0 & - & \dots & - \end{array} \right] \end{matrix}$$

For $l = 4$,

s	k	l-k
0000	0	4
0001	1	3
0010	2	2
0011	3	1

Proof Sketch of msb_zero

msb_zero: $\forall s : BV_n. k < l \rightarrow s[(l-1)...k] = [0...0]$

Proof Sketch:

$$k = \sum_{i=0}^{l-1} s[i] \cdot 2^i$$

$$s: \begin{matrix} & l-1 & & k & k-1 & & 0 \\ \left[\begin{array}{cccccc} 0 & \dots & 0 & \dots & 0 & \dots & 0 \end{array} \right] \end{matrix}$$

For $l = 4$,

s	k	l-k
0000	0	4
0001	1	3
0010	2	2
0011	3	1

Proof Sketch of msb_zero

msb_zero: $\forall s : BV_n. k < l \rightarrow s[(l-1)...k] = [0...0]$

Proof Sketch:

$$k = \sum_{i=0}^{l-1} s[i] \cdot 2^i$$

$$= s[l-1] \cdot 2^{l-1} + \dots + s[1] \cdot 2^1 + s[0] \cdot 2^0$$

$$s: \begin{matrix} & l-1 & & k & k-1 & & 0 \\ \left[\begin{array}{cccccc} 0 & \dots & 0 & - & \dots & - \end{array} \right] \end{matrix}$$

For $l = 4$,

s	k	l-k
0000	0	4
0001	1	3
0010	2	2
0011	3	1

Proof Sketch of msb_zero

msb_zero: $\forall s : BV_n. k < l \rightarrow s[(l-1)...k] = [0...0]$

Proof Sketch:

$$k = \sum_{i=0}^{l-1} s[i] \cdot 2^i$$
$$= s[l-1] \cdot 2^{l-1} + \dots + s[1] \cdot 2^1 + s[0] \cdot 2^0$$

But $k < l$

$$s: \begin{matrix} & l-1 & & k & k-1 & & 0 \\ \left[\begin{array}{cccccc} 0 & \dots & 0 & - & \dots & - \end{array} \right] \end{matrix}$$

For $l = 4$,

s	k	l-k
0000	0	4
0001	1	3
0010	2	2
0011	3	1

Proof Sketch of msb_zero

msb_zero: $\forall s : BV_n. k < l \rightarrow s[(l-1)...k] = [0...0]$

Proof Sketch:

$$k = \sum_{i=0}^{l-1} s[i] \cdot 2^i$$

$$= s[l-1] \cdot 2^{l-1} + \dots + s[1] \cdot 2^1 + s[0] \cdot 2^0$$

But $k < l$

$$= s[l-1] \cdot 2^{l-1} + \dots + s[k] \cdot 2^k + s[k-1] \cdot 2^{k-1} + \dots + s[1] \cdot 2^1 + s[0] \cdot 2^0$$

$$s: \begin{matrix} & l-1 & & k & k-1 & & 0 \\ \left[\begin{array}{cccccc} 0 & \dots & 0 & - & \dots & - \end{array} \right] \end{matrix}$$

For $l = 4$,

s	k	l-k
0000	0	4
0001	1	3
0010	2	2
0011	3	1

Proof Sketch of msb_zero

msb_zero: $\forall s : BV_n. k < l \rightarrow s[(l-1)...k] = [0...0]$

Proof Sketch:

$$\begin{aligned} k &= \sum_{i=0}^{l-1} s[i] \cdot 2^i \\ &= s[l-1] \cdot 2^{l-1} + \dots + s[1] \cdot 2^1 + s[0] \cdot 2^0 \end{aligned}$$

But $k < l$

$$= s[l-1] \cdot 2^{l-1} + \dots + s[k] \cdot 2^k + s[k-1] \cdot 2^{k-1} + \dots + s[1] \cdot 2^1 + s[0] \cdot 2^0$$

But $k < 2^k < 2^{k+1} < \dots < 2^{l-1}$

$$s: \begin{matrix} & l-1 & & k & k-1 & & 0 \\ \left[\begin{array}{cccccc} 0 & \dots & 0 & - & \dots & - \end{array} \right] \end{matrix}$$

For $l = 4$,

s	k	l-k
0000	0	4
0001	1	3
0010	2	2
0011	3	1

Proof Sketch of msb_zero

$\text{msb_zero}: \forall s : BV_n. k < l \rightarrow s[(l-1)...k] = [0...0]$

Proof Sketch:

$$\begin{aligned} k &= \sum_{i=0}^{l-1} s[i] \cdot 2^i \\ &= s[l-1] \cdot 2^{l-1} + \dots + s[1] \cdot 2^1 + s[0] \cdot 2^0 \end{aligned}$$

But $k < l$

$$= s[l-1] \cdot 2^{l-1} + \dots + s[k] \cdot 2^k + s[k-1] \cdot 2^{k-1} + \dots + s[1] \cdot 2^1 + s[0] \cdot 2^0$$

But $k < 2^k < 2^{k+1} < \dots < 2^{l-1}$

Thus, the coefficients of $2^k, \dots, 2^{l-1}$ are 0.

$$s: \begin{matrix} & l-1 & & k & k-1 & & 0 \\ \left[\begin{array}{cccccc} 0 & \dots & 0 & - & \dots & - \end{array} \right] \end{matrix}$$

For $l = 4$,

s	k	l-k
0000	0	4
0001	1	3
0010	2	2
0011	3	1

Conclusion

- [Niemetz et al., CAV 2018] presented 162 invertibility conditions
- [Niemetz et al., CADE 2019] verified $\approx 75\%$ of the equivalences using an encoding
- We complemented [Niemetz et al., CADE 2019] in proving all but one invertibility equivalences from 66 of them
- We did this in the Coq proof assistant
- We extended the Coq bit-vector library for SMTCoq to do this

Future Work

- Integrate the extended bit-vector library into SMTCoq
- Prove the remaining invertibility equivalences
- Extend the library with $/$ $\%$ \leq_s \geq_s
- Refactor the library for improved readability and modularity
- Consider using MathComp library for future proofs

References

- [Gupta et al., 1993] Aarti Gupta, Allan L. Fisher. Representation and Symbolic Manipulation of Linearly Inductive Boolean Functions. In proceedings of ICCAD '93 of the 1993 IEEE/ACM international conference on Computer-aided design, pages 192-199.
- [Armando et al., 2006] Alessandro Armando, Jacopo Mantovani, Lorenzo Platania. Bounded Model Checking of Software Using SMT Solvers Instead of SAT Solvers. In proceedings of International SPIN Workshop on Model Checking of Software. SPIN 2006: Model Checking Software, pages 146-162.
- [Cadar et al., 2006] Cristian Cadar, Vijay Ganesh, Peter M. Pawlowski, David L. Dill, Dawson R. Engler. EXE: Automatically Generating Inputs of Death. In proceedings of CCS '06 Proceedings of the 13th ACM conference on Computer and communications security, pages 322-335.
- [Niemetz et al., CAV 2018] Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett, Cesare Tinelli. Solving Quantified Bit-Vectors Using Invertibility Conditions. In proceedings of International Conference on Computer Aided Verification 2018, pages 236-255.
- [Niemetz et al., CADE 2019] Aina Niemetz, Mathias Preiner, Andrew Reynolds, Yoni Zohar, Clark Barrett and Cesare Tinelli. *Towards Bit Width Independent Proofs in SMT Solvers*. To appear in proceedings of International Conference on Automated Deduction 2019.
- [Ekici et al., 2017] Burak Ekici, Alain Mebsout, Cesare Tinelli, Chantal Keller, Guy Katz, Andrew Reynolds, Clark Barrett. SMTCoq: A Plug-in for Integrating SMT Solvers into Coq. In proceedings of 29th International Conference of Computer Aided Verification 2017.

Useful Lemmas

Lemma firstn_all: $\forall (l : \text{list } A), \text{firstn } (\text{length } l) \ l = l.$

Lemma firstn_length_le: $\forall (l : \text{list } A) (n : \text{nat}), n \leq \text{length } l \rightarrow \text{length } (\text{firstn } n \ l) = n.$

Lemma firstn_length: $\forall (n : \text{nat}) (l : \text{list } A), \text{length } (\text{firstn } n \ l) = \min n \ (\text{length } l).$

Theorem app_nil_r: $\forall (l : \text{list } A), l ++ [] = l.$

Lemma app_length: $\forall (l \ l' : \text{list } A), \text{length } (l ++ l') = \text{length } l + \text{length } l'.$